![]() | ![]() |
![]() | ![]() |
![]() | ![]() |
Features
Sourcing and Sinking Current up to 2A
Wide Input Voltage Range: 1.2V to 3.6V
VTT and VTTREF Voltage Tracks at Half the VREF
Voltage
VTT and VTTREF Voltage with ±10mV Accuracy
Excellent Load Transient Response
Stable with 10µF Ceramic Output Capacitor
Current-Limit Protection
Thermal Shutdown Protection
Power-On-Reset Function on VCNTL
S3, S5 Input Signals for ACPI States
Small MSOP-10P and TDFN3x3-10 Packages
Lead Free and Green Devices Available
(RoHS Compliant)
General Description
The APL5338 linear regulator is designed to provide a
regulated voltage with bi-directional output current for
DDR-SDRAM termination. The APL5338 integrates two
power transistors to source or sink current up to 2A. It
also incorporates current-limit and thermal shutdown into
a single chip.
The output voltage of APL5338 tracks the voltage at VREF
pin. An internal resistor divider is used to provide a half
voltage of VREF for VTTREF and VTT Voltage. The VTT
output voltage is only requiring 10µF of ceramic output
capacitance for stability and fast transient response. The
S3 and S5 pins provide the sleep state for VTT (S3 state)
and suspend state (S4/S5 state) for device when S5 and
S3 are both pulled low the device provides the soft-off for
VTT and VTTREF. The MSOP-10P and TDFN3x3-10 pack-
age with a copper pad is available which provides excel-
lent thermal impedance.
相关文件
Part_No | Package & Pins | Input Voltage (V) | VCNTL Voltage (V) | Quiescent Current (typ)(uA) | Output Sink Current (max)(A) | Output Source Current (max)(A) | DDR Power | VTTREF | S3/S5 | ||
min | max | min | max | ||||||||
APL5331 | SOP-8 | 1.2 | 3.5 | 3.1 | 6 | 3900 | 3 | 3 | DDR1 | N | N |
APL5333 | MSOP-10 | 1.2 | 3.6 | 4.5 | 5.5 | 2000 | 3 | 3 | DDR1 | Y | Y |
APL5338 | MSOP-10 | 1.2 | 3.6 | 4.5 | 5.5 | 600 | 2 | 2 | DDR2 | Y | Y |
APL5338A | MSOP-10 | 1.2 | 3.6 | 3.1 | 5.5 | 600 | 2 | 2 | DDR2 | Y | Y |
APL5337 | SOP-8 | 1.1 | 4.5 | 3 | 5.5 | 1000 | 2 | 2 | DDR2 | N | N |