LPDDR2/LPDDR3 Termination Regulator CXEP3473 is a 3A sink/source tracking termination regulator. It is specifically designed for low-cost/ low-external component count systems

   产品概述 返回TOPoz7嘉泰姆

The CXEP3473 is a 3A sink/source tracking termination regulator. It is specifically designed for low-cost/ low-external component count systems. The CXEP3473 maintains a high speed operational amplifier that provides fast load transient response and only requires 20μF (2×10μF) of ceramic output capacitance. The CXEP3473 supports remote sensing functions and all features required to power the LPDDR2 /LPDDR3 /DDR IIIL VTT bus termination according to the JEDEC specification. In addition, the CXEP3473includes integrated sleep-state controls placing VTT in High-Z in S3 (suspend to RAM) and soft-off for VTT and VTTREF in S5 (Shutdown). The CXEP3473is available in the thermally efficient TDFN2X2-10.

   产品特点 返回TOPoz7嘉泰姆

„ Support 1.2V LPDDR2/LPDDR3 and DDR IIIL (0.675VTT) Requirements „ Input Voltage Range: 3V to 5.5V oz7嘉泰姆

„ VLDOIN Voltage Range: 1.2V to 3.6V oz7嘉泰姆

„ Requires Only 20μF Ceramic Output Capacitance oz7嘉泰姆

 „ Supports High-Z in S3 and Soft-Off in S5 oz7嘉泰姆

„ Integrated Divider Tracks 1/2 VDDQSNS for Both VTT and VTTREF oz7嘉泰姆

„ Remote Sensing (VTTSNS) oz7嘉泰姆

„ ±20mV Accuracy for VTT and VTTREF oz7嘉泰姆

„ 10mA Buffered Reference (VTTREF) oz7嘉泰姆

„ Built-In Soft-Start oz7嘉泰姆

„ Over Current Protection oz7嘉泰姆

„ Thermal Shutdown Protection oz7嘉泰姆

„ TDFN2X2-10 Packageoz7嘉泰姆

   应用范围 返回TOPoz7嘉泰姆

„ DDR IIIL Memory Termination oz7嘉泰姆

„ LPDDR2/LPDDR3 Memory Termination oz7嘉泰姆

„ SSTL−2, SSTL−18 oz7嘉泰姆

„ HSTL Terminationoz7嘉泰姆

   技术规格书（产品PDF) 返回TOP oz7嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！oz7嘉泰姆