目录0WW嘉泰姆

1.产品概述                       2.产品特点0WW嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 0WW嘉泰姆
5.产品封装图                     6.电路原理图                   0WW嘉泰姆
7.功能概述                        8.相关产品0WW嘉泰姆

一,产品概述(General Description)         0WW嘉泰姆

 The CXSD6299 is a voltage mode, fixed 300kHz-switch-ing frequency,0WW嘉泰姆
and synchronous buck controller. The CXSD6299 allows wide input voltage0WW嘉泰姆
that is either a single 5~12V or two supply voltage(s) for various applications.0WW嘉泰姆
A power-on-reset (POR) circuit monitors the VCC supply voltage to prevent0WW嘉泰姆
wrong logic controls. A built-in digital soft-start circuit prevents the output0WW嘉泰姆
voltages from over-shoot as well as limits the input current. An internal 0.8V0WW嘉泰姆

temperature-compensated reference voltage with high accuracy is designed to 0WW嘉泰姆

meet the requirement of low out-put voltage applications. The CXSD6299 0WW嘉泰姆

provides excel-lent output voltage regulations against load current variation.0WW嘉泰姆

 The controller’s over-current protection monitors the out-put current by0WW嘉泰姆
using the voltage drops across the RDS(ON)of low-side MOSFET, eliminating0WW嘉泰姆
the need for a current sensing resistor that features high efficiency and low cost.0WW嘉泰姆

The CXSD6299 also integrates over-voltage protection (OVP) and under-voltage 0WW嘉泰姆

protection circuit which moni-tors the FB voltage to prevent the PWM output 0WW嘉泰姆

from over and under voltage.0WW嘉泰姆

  The CXSD6299 is available in a simple SOP-8P package0WW嘉泰姆
二.产品特点(Features)0WW嘉泰姆

1.)Wide Operation Supply Voltage from 5V to 12V0WW嘉泰姆
2.)Power-On-Reset Monitoring on VCC0WW嘉泰姆
3.)Excellent Reference Voltage Regulations0WW嘉泰姆
     - 0.8V Internal Reference0WW嘉泰姆
     - ±1% Over-Temperature Range0WW嘉泰姆
4.)Integrated Soft-Start0WW嘉泰姆
5.)Automatic PSM/PWM Modes0WW嘉泰姆
6.)Voltage Mode PWM Operation with 90% (Max.)Duty Cycle0WW嘉泰姆
7.)Under-Voltage Protection0WW嘉泰姆
8.)Adjustable Over-Current Protection Threshold0WW嘉泰姆
- Sensing the RDS(ON) of Low-Side MOSFET0WW嘉泰姆
9.)Over-Voltage Protection Under-Voltage Protection0WW嘉泰姆
     Simple SOP-8P Package0WW嘉泰姆
10.)Lead Free and Green Devices Available (RoHS Compliant)0WW嘉泰姆
三,应用范围 (Applications)0WW嘉泰姆

Graphic Cards0WW嘉泰姆
DSL, Switch HUB0WW嘉泰姆
Wireless Lan0WW嘉泰姆
Notebook Computer0WW嘉泰姆
Mother Board0WW嘉泰姆
LCD Monitor/TV0WW嘉泰姆
四.下载产品资料PDF文档 0WW嘉泰姆

需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！0WW嘉泰姆

 0WW嘉泰姆

 0WW嘉泰姆

五,产品封装图 (Package)0WW嘉泰姆

0WW嘉泰姆

六.电路原理图0WW嘉泰姆

0WW嘉泰姆
七,功能概述0WW嘉泰姆

Layout Consideration0WW嘉泰姆
In any high switching frequency converter, a correct lay-out is important to ensure proper operation of the0WW嘉泰姆
regulator. With power devices switching at 300kHz,the resulting current transient will cause voltage spike across0WW嘉泰姆
the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition0WW嘉泰姆
of the PWM MOSFET. Before turn-off, the MOSFET is car-rying the full load current. During turn-off, current stops0WW嘉泰姆
flowing in the MOSFET and is free-wheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of0WW嘉泰姆
the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed0WW嘉泰姆
circuit traces should minimize interconnecting imped-0WW嘉泰姆
Layout Consideration (Cont.)0WW嘉泰姆
ances and the magnitude of voltage spike. And signal and power grounds are to be kept separate till combined0WW嘉泰姆
using ground plane construction or single point grounding. Figure 8. illustrates the layout, with bold lines0WW嘉泰姆
indicating high current paths; these traces must be short and wide. Components along the bold lines should be0WW嘉泰姆
placed lose together. Below is a checklist for your layout:0WW嘉泰姆
- Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these0WW嘉泰姆
nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.0WW嘉泰姆
The traces from the gate drivers to the MOSFETs (UG and LG) should be short and wide.0WW嘉泰姆
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimiz-0WW嘉泰姆
ing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.0WW嘉泰姆
- Decoupling capacitor, compensation component, the resistor dividers, and boot capacitors should be close0WW嘉泰姆
their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as0WW嘉泰姆
close as possible. The bulk capacitors are also placed near the drain).0WW嘉泰姆
- The input capacitor should be near the drain of the up-per MOSFET; the output capacitor should be near the0WW嘉泰姆
loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.0WW嘉泰姆
- The drain of the MOSFETs (VIN and PHASE nodes) should be a large plane for heat sinking.0WW嘉泰姆
- The ROCSET resistance should be placed near the IC as close as possible.0WW嘉泰姆

八,相关产品                更多同类产品...... 0WW嘉泰姆

共有条评论 用户名: 密码: 验证码: 匿名发表